

# ST SiC MOSFET: the breakthrough technology to boost power electronics performance

STMicroelectronics

정지윤 매니저

# Agenda

1

SiC MOSFET technology overview

2

ST Gen4 SiC introduction

3

Gen4 vs. Gen3 & peers

4

ST SiC package technologies

5


ST power modules

6

Q&A



# SiC MOSFET technology overview



# Why silicon carbide?

## SiC power devices for performance beyond silicon




**SiC**

Higher breakdown voltage  
Lower ON resistance & losses


**SiC**

Higher switching frequency  
Lower switching losses







# Power semiconductors for key applications

The SiC MOSFET is the best technology so far for high-voltage, high-frequency and high-power system applications



# Major trends driving the adoption of SiC

	Automotive	Industrial		
What?	 <p>Electric vehicle</p>	 <p>Charging station</p>	 <p>Renewable energy</p>	 <p>Power supplies</p>
Where?	<ul style="list-style-type: none"> <li>• On-board chargers,</li> <li>• DC-DC converters,</li> <li>• Traction inverters,</li> <li>• E-compressor.</li> </ul>	<ul style="list-style-type: none"> <li>• Industrial chargers,</li> <li>• EV DC fast chargers,</li> <li>• EV wireless chargers.</li> </ul>	<ul style="list-style-type: none"> <li>• Solar inverters</li> <li>• Energy storage systems</li> <li>• Wind power.</li> </ul>	<ul style="list-style-type: none"> <li>• AC-DC server power supplies (focus on AI)</li> <li>• Telecom AC-DC rectifiers</li> <li>• UPS</li> </ul>
Why?	Small size & weight, high efficiency, longer driving range.	High efficiency, lower cost, optimal thermal management	Higher efficiency, lower system cost.	Higher efficiency, higher power density, lower energy bills.

# ST Gen4 Silicon Carbide introduction



# ST SiC vertical integration approach



## Bouskoura

**Back-end assembly & test**  
Advanced power packages and modules



## Norrköping

### Substrate manufacturing

- 150 mm volume production
- 200 mm with industrial quality and yields



## Singapore

### Front-end manufacturing

150 mm SiC diodes and MOSFET production on 150 mm wafers



## Shenzhen

### Back-end assembly & test

Advanced power packages and modules



## Chongqing

### Front-end manufacturing

(under construction, start operation in Q4/25)



## Catania

### ST Silicon Carbide Campus Vertically integrated silicon carbide facility

- Substrate manufacturing (Operational)
- 200 mm front-end manufacturing (under construction, start operation in Q4/25)
- Back-end assembly and test (under construction)



### 150 mm front-end fab

- Front-end manufacturing of SiC devices on 150 mm wafers






# Pioneering Silicon Carbide development for over 25 years


A story of ongoing evolution that continues with the ramping up of fourth generation SiC MOSFET technology

Gen1




Optimized **Ron** and **Tj** for **motor drive** applications

Gen2




Balanced **Ron** and **Qg** for industrial and automotive

Gen3



**Lower Ron vs. Gen2** maximizes EV driving range

Gen4(\*)




**Reduced Ron vs. Gen3** tailored for traction inverter and high-end industrial



(\*)750V in production, 1200V coming soon


# SiC technology evolution

## Gen3



- Planar technology
- Ron: 30% lower vs. Gen2
- 650V to 1200V
- Running in volumes since 2021 for Automotive & Industrial applications
- Broad product portfolio already developed (discrete & bare dice & power modules)

## Gen4



- About -15% Ron vs. Gen3
- 750 - 1200 V
- Optimized EPI
- Same processes & equipment as Gen3
- Designed for traction inverters
- Extended robustness under real operation conditions
- Potential add-ons:  
+ Rgate

- Gen4 is designed for **traction inverter** applications
- Gen4 builds on Gen3 benefits with higher power density, also improving energy efficiency in **other key industrial** applications (e.g., PSU for AI servers)
- Robustness beyond real traction inverter stress conditions
- Several die layout topologies and top metal schemes to match customers power module requirements






# ST Gen4 vs. ST Gen3 & peers



# ST Gen4 vs Gen3 $R_{DS(on)}$ comparison

$R_{DS(on)}$  comparison based on same die size and layout (1200 V Gen4 test vehicle)


## Normalized $R_{DS(on)}$



# ST Gen4 vs Gen3

## Better figure-of-merit (FOM) for energy efficiency

$R_{DS(on)} \times QGD$  (m $\Omega$  x  $\mu$ C) at 25°C




ST Gen4

ST Gen3

Lower is better in hard switching topologies

$R_{DS(on)} \times QG$  (m $\Omega$  x  $\mu$ C) at 25°C



ST Gen4


ST Gen3

Lower means lower gate driving power loss




# ST Gen4 vs peers

Figure-of-merit (FOM) comparisons




**$R_{DS(on)}$  \* Total Area benchmark based on normalized target  $R_{DS(on)}$  of 10 mΩ, RT**

# ST Gen4 vs Gen3 capacitance variations



		Values [pf] (VDS=800 V)	
Parameter	Symbol	ST Gen4	ST Gen3
Input Capacitance	Ciss	2875.3	2976.5
Output Capacitance	Coss	152.3	135.3
Reverse Transfer Capacitance	Crss	7.6	13.3



ST MOSFET Gen4 technology introduces a **significant reduction in reverse transfer capacitance**, enabling:

- Improved Miller ratio  $Q_{gd}/Q_{gs}$
- Lower switching losses
- Faster  $dv/dt$



# ST Gen4 vs Gen3 improved Miller ratio



## Miller Ratio $Q_{gd}/Q_{gs}$

- It is the ratio between  $Q_{gd}$  and  $Q_{gs}$ . It can be considered as the sensitivity of the component to fast switching inducing voltage spike on the gate.


It has to be as low as possible.

## Applicative Benefits

- Robustness** → the negative glitch exceeding the AMR (-10V) may impact the SiC MOSFET reliability;
- Power losses** → the positive glitch increases the losses in hard-switching applications;



**$V_{GS\_pk-}$  reduction**  
to increase robustness against the AMR for the Gate Oxide



**$V_{GS\_pk+}$  reduction**  
to mitigate risk of parasitic turn-on and optimize the switching losses





# Gen4 vs Gen3 body diode softness

Superior Gen4 diode softness at higher temperatures and di/dt and current helps reduce Eon (switching losses) for applicative conditions

Softness factor is considered as the slope currents ratio:

$$S = \frac{dIF/dt}{dIR/dt}$$



# 1200 V Gen4 vs Gen3 Comparison for a given $R_{DS(on)}$

**ST Gen4 enables the accelerated design of more cost-optimized, efficient, compact, and reliable systems**

Reducing switching losses is a key objective of high-power electronics design.

ST Gen4 achieves lower switching losses than the previous generation




Gen3 → Gen4 improvements for a given $R_{DS(on)}$ at $T_{amb}$	
Total die area	-18%
Input capacitance	-20%
Output capacitance	-9%
Miller capacitance	-75%
Total gate charge	-15%

## Embedded Rg for easy paralleling of dice

### Applicative benefits



- **Robustness** → ringing on gate and drain voltage when several dice are connected in parallel is reduced
- **Power losses** → thanks to reduced ringing, switching speed can be increased leading to higher efficiency
- **Cost reduction** → Rg already integrated in the die helps to reduce or remove the discrete one



Embedded Rg helps making the parallel easier

$R_{gint} \approx 1.5 \Omega$

$R_{gint} \approx 5 \Omega$




Without embedded decoupling Rg









With embedded decoupling Rg

Same  $R_{gTotal} = R_{gext} (*) + R_{gint} . (*)$  Rg on gate driving board


# ST SiC package technologies



# SiC MOSFET package technologies


PowerFLAT 8x8	TO-LL	H2PAK-7L	HU3PAK	ACEPACK SMIT	HiP247 (3,4, long leads)	STPAK	Bare dice
							
Surface mounting					Through-hole	Special package solutions	
<p>Very thin (&lt;1 mm) Well accepted in power conversion Leadless <b>Industrial domain</b></p>	<p><b>2.4 mm (max) thickness</b> Good Rthj-a performance Leadless <b>Industrial domain</b> Kelvin source for optimized driving Good thermal dissipation</p>	<p><b>AG qualified at 175°C</b> Kelvin source for optimized driving High runner for automotive customers</p>	<p><b>AG qualified at 175°C</b> Top side cooling Kelvin source for optimized driving Very good thermal dissipation</p>	<p><b>AG qualified at 175°C</b> Isolated top side cooling Suitable for different configurations (HB, dual die, etc.) High power Modular approach</p>	<p><b>AG qualified at 200°C</b> <b>Very common industry standard</b> Kelvin source option for optimized driving High creepage version (1700 V) in development</p>	<p><b>Unique solution for traction inverter</b> <b>AG qualified at 200°C</b> <b>Very high thermal dissipation efficiency</b> Sense pin for optimized driving Multisintered package High creepage option available</p>	<p><b>WLBI &amp; KGD</b> <b>T&amp;R or RWF options</b> <b>Compliant with the most stringent automotive quality requirements</b></p>

# Top-side cooling package: HU3PAK\*




\* registered and/or unregistered trademarks of STMicroelectronics International NV or its affiliates in the EU and/or elsewhere

# ACEPACK\* SMIT



\* is a registered and/or unregistered trademark of STMicroelectronics International NV or its affiliates in the EU and/or elsewhere.

# Multisintering STPAK\*




\* is a registered and/or unregistered trademark of STMicroelectronics International NV or its affiliates in the EU and/or elsewhere.

# ST power modules



# System-level design factors for power module packaging



## Electrical performance

- High power density
- Low connect resistivity
- Minimize parasitic(R,C,L)

## Mechanical performance

- High stability against mechanical and thermo-mechanical loads
- Longer lifetime

## Thermal performance

- Balanced temperature distribution within the package
- Ensure effective heat dissipation
- Low Rth material selection

## Environmental protection

- Ensure robustness against environmental conditions (humidity, temperature)
- Electrical isolation

## Assembly

- Cost optimization
- Miniaturization
- Smart process flows

# ACEPACK power module solutions


## ACEPACK Power Module - Silicon Carbide MOSFET



ACEPACK  
DMT-32



ACEPACK 1 & 2



ACEPACK  
GEMINI\*


5 kW

10 kW

30 kW

340 kW

HVAC - On Board Charger - DC-DC Converter - EV charger - Solar Inverter - UPS - Motor control



Traction Inverter



Traction  
Inverter

\*In development



# Q&A



# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.

