인피니언 8월20일부터
This page was machine-translated and may differ from the original. View original

Altera Announces New 100G Ethernet and Interlaken IP Cores for High-Volume Transmission and Backhaul Applications

Google 우선 소스Published2013.11.22 18:05




Hong Kong, November 20, 2013 – Altera (NASDAQ: ALTR) announced the addition of four new best-in-class IP cores to its intellectual property (IP) core portfolio, as part of the MegaCore IP library. These new, best-in-class cores are 100G Interlaken, 100G Ethernet, 40G Ethernet, and 10G Ethernet IPs that achieve extreme performance and extremely low latency. These cores are optimized to achieve the highest performance, lowest latency, and most compact resource utilization in the industry. By leveraging these general-purpose solutions, data center and networking equipment developers will be able to enhance system bandwidth and differentiate their end systems. These Interlaken and Ethernet IP cores are currently available alongside other standard interface IPs and are fully supported by the latest version of Quartus II software v13.1.

David Kehlet, Vice President of IP Design at Altera, said, “Through continuous innovation, we are setting a new standard for high-performance IP core design by overcoming existing limitations and eliminating the need to trade off conflicting factors during the design phase, by simultaneously lowering latency, increasing performance, and reducing resource utilization. We will continue to implement these best practices for our customers with new and revised IP cores.”

All IPs included in the MegaCore IP library are verified and demonstrated using silicon. These IP cores provide a 15 percent timing margin, enabling faster timing closure and allowing customers to rapidly integrate multiple IP cores into their designs. The new Interlaken and Ethernet IP cores are optimized for use in Altera's high-performance Stratix V FPGAs and subsequent 10th-generation FPGAs and SoCs. Customers are currently utilizing these best-in-class IP cores on 20nm Arria 10 FPGAs through software that enables early access to these cores. These new IP cores included in the MegaCore IP library are as follows:

• Low-Latency 100G Interlaken IP Core – This best-in-class IP core utilizes soft PCS to provide round-trip latency of less than 200ns.
• Low-Latency 100G Ethernet IP Core – This best-in-class IP core is the smallest 100G Ethernet core, 55 percent smaller than existing 100G Ethernet IP, and achieves a pioneering round-trip latency of 160ns, resulting in 70 percent lower latency compared to competitor 100G Ethernet IP cores.
• Low-Latency 40G Ethernet IP Core – 20 percent smaller and achieves 24 percent lower latency compared to the existing 40G Ethernet IP core.
• Low-Latency 10G Ethernet IP Core – 20 percent smaller and achieves 24 percent lower latency than existing 10G Ethernet IP cores.
A complete list of new IP cores and enhanced IP cores provided with the Quartus II software v13.1 release can be found at www.altera.com/ip .

supply
These outstanding IP cores from Altera are currently available as part of Altera's MegaCore IP library. Customers can access this IP library by downloading Quartus II software v13.1. For additional information about the Altera IP portfolio, contact your local Altera sales office or visit www.altera.com/ip .

본 기사에 대한 정정·반론·추후보도 청구는 보도 청구 안내를, 그간 게재된 보도문은 정정·반론보도 모아보기를 참고해 주세요.
명세환 기자
명세환 기자