인피니언 8월20일부터
This page was machine-translated and may differ from the original. View original

Xilinx Kintex UltraScale FPGA, First 20nm Device to Achieve PCI Express Compliance

Google 우선 소스Published2014.05.07 13:33

Xilinx Korea (Branch Manager Ahn Heung-sik) May 7, 2014 – Xilinx announced that Kintex UltraScale™ FPGA is the first 20nm device to achieve PCI Express® compliance and is listed on the PCI-SIG® Integrator's list. The Kintex UltraScale FPGA with integrated endpoint blocks for PCI Express can be used for high-performance applications and has passed rigorous electrical, protocol, and interoperability testing conducted at a recent PCI-SIG event.

The UltraScale product family supports Gen3 (8Gb/s) with up to 8x link speeds and six integrated PCIe® blocks, enabling use in high throughput applications such as data center applications requiring SR-IOV with scaled physical and virtual functions. Designers can meet high bandwidth and programmable system integration requirements for various applications without incurring additional costs for integrated PCIe blocks.

Ketan Mehta, PCI Express Product Marketing Manager at Xilinx, stated, "Xilinx has achieved another industry first with the Kintex UltraScale FPGA achieving PCI-SIG compliance," and added, "With the industry's most robust transceivers and hierarchies and the Vivado® Design Suite IP Integrator for rapid third-party block integration, customers will be able to quickly achieve differentiation."

Xilinx's 20nm UltraScale devices feature ASIC-class robustness with the industry's only ASIC-class programmable architecture combined with the Vivado ASIC-strength Design Suite and UltraFast™ design methodologies. The UltraScale product portfolio, based on TSMC's 20nm SoC process and UltraScale architecture, expands Xilinx's market-leading Kintex® and Virtex® FPGA and 3D IC product families. UltraScale devices enable 1.5 to 2x improved system performance and integration while consuming half the power of currently available solutions. Through next-generation routing, ASIC-like clocking, and logic and fabric improvements, these devices eliminate interconnect bottlenecks while consistently achieving high device utilization without performance degradation. Thanks to footprint compatibility across product families, the Kintex UltraScale FPGA clearly demonstrates scalability to Virtex UltraScale devices.

To request a correction, reply or follow-up report on this article, see how to file a request. Previously published statements are collected in corrections & replies.
명세환 기자
명세환 Reporter