This page was machine-translated and may differ from the original. View original
May 12, 2015 – Linear Technology Korea (Representative Hong Sa-gwak) announced the launch of the LTC2000A, a 16-bit 2.7Gsps DAC (digital-to-analog converter) optimized for high-end broadband wired, wireless communications and radar applications. The LTC2000A delivers 80dBc SFDR spectral purity at 50MHz output and 72dBc SFDR spectral purity at 1080MHz output, meeting the most stringent requirements in high-end applications. This device provides 78dBc or better 2-tone IMD (intermodulation distortion) from DC to 1080MHz output, low phase noise, and a wide 2.1GHz –3dB output bandwidth. As a result, the LTC2000A enables broadband or high-efficiency direct RF synthesis in applications such as instrumentation, broadband communications, test equipment, and cable TV DOCSIS CMTS.
The ±1V compatible output features a 40mA full-scale current that can be adjusted as low as 10mA or as high as 60mA to suit the application. Data is transferred to the LTC2000A on parallel LVDS interface ports at data rates up to 1.35Gsps using a 675MHz DDR (double data rate) data clock. Dual DDR ports are required to achieve a 2.7Gsps update rate, while a single port can be used to operate at lower 1.35Gsps update rates. At 2.7Gsps, the LTC2000A consumes 2.4W from dual 1.86V and 3.3V supplies, while at 1.35Gsps the device consumes only 1.4W. Designed for ease of use, the LTC2000A provides an internal pattern generator, LVDS loop-out MUX, and junction temperature sensing capability to simplify system development and debug.
The LTC2000A is available in 16-bit, 14-bit, and 11-bit versions in a RoHS-compliant 9mm x 15mm BGA package. The LTC2000A is currently available in commercial and industrial temperature grades, and for the LTC2000A-16, pricing is set at $79 per unit based on 1,000-unit quantities. Demo boards and samples are available at Linear's website www.linear.com/product/LTC2000A.

16-Bit, 2.7Gsps DAC with Spectral Purity
Product Features: LTC2000A
- 80dBc SFDR at 50MHz fOUT
- Greater than 68dBc SFDR for DC ~ 1080MHz fOUT
- 40mA nominal full scale, ±1V output compatible
- Adjustable full-scale current range from 10mA to 60mA
- Single or dual port DDR LVDS & DHSTL interface
- Low latency (7.5 cycles for single port, 11 cycles for dual port)
- 78dBc or better 2-Tone IMD at DC ~ 1000MHz fOUT
- –156dBc/Hz additive phase noise at 1MHz offset from 65MHz fOUT
- 170-pin 9mm x 15mm BGA package
To request a correction, reply or follow-up report on this article, see how to file a request. Previously published statements are collected in corrections & replies.














