TI Launches Industry's Smallest Gate Driver for Motor Control
Published2017.05.24 17:05Double the power density of motor drives in confined spaces.
Texas Instruments (TI) announced the introduction of two new device families that help reduce design space and burden in motor drive applications.
Designs with the new BLDC (DRV832x) gate drivers and CSD88584/99 NexFET™ power blocks require only 511mm2 of board space, half that of competing solutions.
The DRV832x BLDC gate drivers utilize a smart gate drive architecture that reduces up to 24 components required to configure conventional gate drive currents, enabling developers to easily optimize power loss and electromagnetic compliance through field-effect transistor (FET) switching configuration.
The CSD88584Q5DC and CSD88599Q5DC power blocks utilize two FETs in a proprietary stacked-die configuration, doubling power density and minimizing FET resistance and parasitic inductance typically found in parallel configurations.
The 18-Volt BLDC Motor Reference Design demonstrates how the DRV8323 gate driver and CSD88584Q5DC power block can drive 11W/cm3 of power, enabling developers to quickly start designing smaller and lighter power tools, integrated motor modules, drones, and more.
Comments
Related news
Are you worried about IoT usage and security?
As the Internet of Things (IoT) has become activated, most devices in our surroundings are now connected to the internet. Any and all devices connected to the internet can be subject to local or remote attacks. Attackers can compromise connected devices to steal corporate intellectual property stored in systems, gain access to user data, or maliciously manipulate systems to cause harm to users. Security threats in IoT are a critical issue. We hold several misconceptions about how to address them. As evidenced by the massive distributed denial of service (DDoS) attack that occurred at the end of last year, which experts have called the largest in history, even seemingly innocuous products such as home digital video recorders (DVRs) can be maliciously compromised and used as "botnets" to disrupt the operations of third-party entities. Last year's attack impacted services such as Twitter and PayPal, but similar attacks could be directed at large-scale smart infrastructure technologies such as power grid systems. According to a 2016 survey conducted by Kaspersky Lab, some enterprises and organizations have spent over 1.6 million dollars to address a single DDoS attack.
2017.05.02by 김지혜 기자
TI Launches Single-Chip Millimeter-Wave Sensor Portfolio Featuring Five Solutions
TI Korea announced the launch of a millimeter-wave (mmWave) single-chip CMOS (complementary metal-oxide semiconductor) sensor portfolio that enables a new dimension of precision and intelligence for automotive, factory and building automation, and medical applications. The product consists of five solutions comprising two 76-81GHz sensor product families and supports an end-to-end development platform. The AWR1x and IWR1x sensor portfolios are currently available for sampling and enable sensing precision up to three times finer than other millimeter-wave solutions currently on the market. Developers can implement intelligent non-contact sensing solutions in their systems by combining analog design techniques and digital signal processing. The millimeter-wave sensor portfolio offers fully integrated CMOS single-chip solutions using digital signal processors (DSP) and microcontrollers (MCU), as well as single-chip products with only MCU or DSP integrated. Each chip provides range resolution below 4cm, range accuracy reaching below 50㎛, and sensing solutions up to a maximum of 300m. This broad portfolio enables developers to select solutions tailored to their needs and reduces board space and power consumption by up to 50%.
2017.05.17by 김자영 기자
Power Scaling, Sequencing, and Analog Implementation
Power sequencing is an essential part of every design. It becomes even more critical in complex systems that utilize multiple power rails. Modern high-performance processing devices such as FPGAs, ASICs, PLDs, DSPs, ADCs, and microcontrollers require multiple voltage rails to supply power to internal circuits such as cores, memory, and I/O. Specialized voltage rail power up/down sequencing is necessary to operate reliably and achieve higher efficiency. Voltage and power scaling technologies are highly effective for small, high-density integrated circuits, enabling the implementation of diverse power management systems that reduce power loss and optimize device temperature while maintaining high system performance. AVSO (Adaptive voltage-scaling optimization) is one of the voltage scaling implementation techniques. AVSO implementation can be accomplished through various methods, including digital or analog approaches. The most commonly used method is employing a PMBus or I2C interface, which allows initial power supply voltage to be programmed to operate ASICs, FPGAs, or microprocessors with appropriate accuracy. Once the processor completes the boot-up sequence, it communicates with the voltage regulator through PMBus or I2C command sets. This communication instructs the regulator to adjust the output voltage level in accordance with the host's performance requirements. The most well-known standard commands are VOUT_COMMAND and VOUT_MARGIN. To facilitate smooth data exchange between them, both the host and voltage regulator must implement the same digital communication protocol.
2017.05.19by 김지혜 기자
Intel Unveils Next-Generation 'Core Ultra Series 3' and vPro Platform for Enterprise PCs
Intel has officially unveiled the "Intel Core Ultra Series 3" for next-generation enterprise PCs and the latest vPro platform, addressing a wide range of demands from enterprise notebooks to high-performance workstations.
2026.03.26by 배종인 기자
ROHM Launches ESD Protection Diode Compatible with High-Speed Interfaces of 10Gbps or Higher
Semiconductor specialist ROHM has developed the 'RESDxVx series' of ESD (electrostatic discharge) protection diodes capable of responding to next-generation high-speed data communication environments exceeding 10Gbps, simultaneously enhancing both signal quality maintenance required in high-speed interfaces and IC protection performance.
2026.03.26by 배종인 기자
