This page was machine-translated and may differ from the original. View original
Equipped with 9 million system logic and 35 billion transistors
Up to 1.5 Tbit per second DDR4 memory bandwidth
| 1.6x larger than the Vertex UltraScale 440
The largest FPGA ever released.

Xilinx announced on the 22nd that it is launching the 'Virtex UltraScale+ VU19P' FPGA.
With 35 billion transistors, the VU19P delivers high logic density and a large number of I/Os on a single device, enabling emulation and prototyping of future ASIC and SoC technologies, as well as test and measurement, computing, networking, aerospace, and defense applications.
The VU19P features up to 9 million system logic cells, up to 1.5 terabits per second of DDR4 memory bandwidth, up to 4.5 terabits per second of transceiver bandwidth, and over 2,000 user I/Os.
This enables prototyping and emulation of complex SoCs, as well as new complex applications used in AI, machine learning, video processing, and sensor fusion.It can develop complex algorithms. The VU19P is 1.6x larger than the 20nm Virtex UltraScale 440 FPGA, which was the industry's largest FPGA at the time of its launch.
“Developers can use the VU19P to accelerate hardware validation and begin software integration before deploying an ASIC or SoC,” said Sumit Shah, senior manager, product line marketing and management, Xilinx. “The VU19P comes with a robust, proven tool flow and IP to support this.”
The VU19P is supported by a comprehensive set of debug and visibility tools and IP, providing customers with a comprehensive development platform for rapidly designing and validating next-generation applications and technologies.
Through co-validation of hardware and software, developers can import software and implement custom features before actual components are delivered. Furthermore, by co-optimizing the design flow using the Vivado Design Suite, they can reduce costs and tape-out risks, accelerating time to market.
“Arm uses Xilinx devices as part of our verification process for our next-generation processor IP and SoC technology,” said Tran Nguyen, director of Design Services at Arm. “The VU19P will enable Arm and our many partners to accelerate the design, development and verification of our roadmap technologies.”
The VU19P is scheduled to be generally available in fall 2020.
Up to 1.5 Tbit per second DDR4 memory bandwidth
| 1.6x larger than the Vertex UltraScale 440
The largest FPGA ever released.
▲ Xilinx Launches Virtex UltraScale+ VU19P FPGA
Xilinx announced on the 22nd that it is launching the 'Virtex UltraScale+ VU19P' FPGA.
With 35 billion transistors, the VU19P delivers high logic density and a large number of I/Os on a single device, enabling emulation and prototyping of future ASIC and SoC technologies, as well as test and measurement, computing, networking, aerospace, and defense applications.
The VU19P features up to 9 million system logic cells, up to 1.5 terabits per second of DDR4 memory bandwidth, up to 4.5 terabits per second of transceiver bandwidth, and over 2,000 user I/Os.
This enables prototyping and emulation of complex SoCs, as well as new complex applications used in AI, machine learning, video processing, and sensor fusion.It can develop complex algorithms. The VU19P is 1.6x larger than the 20nm Virtex UltraScale 440 FPGA, which was the industry's largest FPGA at the time of its launch.
“Developers can use the VU19P to accelerate hardware validation and begin software integration before deploying an ASIC or SoC,” said Sumit Shah, senior manager, product line marketing and management, Xilinx. “The VU19P comes with a robust, proven tool flow and IP to support this.”
The VU19P is supported by a comprehensive set of debug and visibility tools and IP, providing customers with a comprehensive development platform for rapidly designing and validating next-generation applications and technologies.
Through co-validation of hardware and software, developers can import software and implement custom features before actual components are delivered. Furthermore, by co-optimizing the design flow using the Vivado Design Suite, they can reduce costs and tape-out risks, accelerating time to market.
“Arm uses Xilinx devices as part of our verification process for our next-generation processor IP and SoC technology,” said Tran Nguyen, director of Design Services at Arm. “The VU19P will enable Arm and our many partners to accelerate the design, development and verification of our roadmap technologies.”
The VU19P is scheduled to be generally available in fall 2020.
본 기사에 대한 정정·반론·추후보도 청구는 보도 청구 안내를, 그간 게재된 보도문은 정정·반론보도 모아보기를 참고해 주세요.













