This page was machine-translated and may differ from the original. View original
Wireless platform for new 5G network design,
ADI software defined transducer and
Intel Arria A10 FPGA to be integrated
Analog Devices (ADI) announced on the 14th that it is collaborating with Intel to develop a wireless platform for 5G network design.

As network data traffic continues to grow, many telecom operators are exploring ways to cost-effectively implement new solutions that can increase the capacity, performance, and reliability of 5G networks, while also reducing development time.
The wireless platform to be developed will combine ADI's RF transceiver technology with Intel's low-power FPGA technology, and will also provide a new set of design tools to enable developers to more easily implement optimized 5G solutions.
The new solution, which is compatible with the 5G network standard, Open Radio Access Network (O-RAN), will integrate ADI's software-defined transceiver supporting digital front-end (DFE) functions with Intel's Arria A10 FPGA, enabling a flexible architecture, officials said.
ADI software defined transducer and
Intel Arria A10 FPGA to be integrated
Analog Devices (ADI) announced on the 14th that it is collaborating with Intel to develop a wireless platform for 5G network design.
ADI and Intel Develop Wireless Platform for 5G Network Design
[Image = Analog Devices]
[Image = Analog Devices]
As network data traffic continues to grow, many telecom operators are exploring ways to cost-effectively implement new solutions that can increase the capacity, performance, and reliability of 5G networks, while also reducing development time.
The wireless platform to be developed will combine ADI's RF transceiver technology with Intel's low-power FPGA technology, and will also provide a new set of design tools to enable developers to more easily implement optimized 5G solutions.
The new solution, which is compatible with the 5G network standard, Open Radio Access Network (O-RAN), will integrate ADI's software-defined transceiver supporting digital front-end (DFE) functions with Intel's Arria A10 FPGA, enabling a flexible architecture, officials said.
To request a correction, reply or follow-up report on this article, see how to file a request. Previously published statements are collected in corrections & replies.
강정규 Reporter











